


Spears Intel UMA Block Diagram 2008/02/14

Project code : 91.4W001.001

PCB P/N : 07211

Revision : -3



CPU DC/DC	
ISL6262A 41, 42	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0

SYSTEM DC/DC	
TPS5117 43, 44	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0
	1D8V_S3

SYSTEM DC/DC	
TPS51120 40	
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5
	3D3V_AUX_S5
	5V_S5
	3D3V_S5

SYSTEM DC/DC	
TPS51100 45	
INPUTS	OUTPUTS
1D8V_S3	DDR_VREF_S0
	DDR_VREF_S3

SYSTEM DC/DC	
LDO 45	
INPUTS	OUTPUTS
3D3V_S0	2D5V_S0
1D8V_S3	1D5V_S0
1D8V_S4	1D25V_S0


MAXIM CHARGER	
MAX8731A 39	
INPUTS	OUTPUTS
AD+	DCBATOUT
BT+	

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
DS2 System Block Diagram			
Size	Document Number	Spears-Intel	Rev
A3			-3
Date: Wednesday, March 26, 2008 Sheet 1 of 50			


CPU_CORE
ISL6262A




TI TPS51120
3D3V/5V




1D5V_S0




2D5V_S0




G9131
1D25V_S0




Adapter




Charger_MAX8731A




TI TPS51100
0.9V/DDR_VREF_S3



TPS51117_1D8V_S3



TPS51117_1D05V



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Size A3
Document Number
Date: Wednesday, March 26, 2008
Sheet 2 of 50
Rev -3

INTEL ICH8-M STRAP PIN

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config 1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low at rising edge of PWROK. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers:offset 224h)
HDA_SYNC	PCIe Port Config 1 bit0, Rising Edge of PWROK.	Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#	PCIe Port Config 2 bit0, Rising Edge of PWROK.	Sets bit2 of RPC.PC(Config Registers:Offset 224h)
GPIO20	Reserved	Weak Internal PULL-DOWN.NOTE:This signal should not be pull HIGH.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0# SPI_CS1#	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
INTVRMEN	Integrated VccSus1_05 VccSus1_5 and VccCL1_5 VRM Enable/Disable.Always sampled.	Enables integrated VccSus1_05,VccSus1_5 and VccCL1_5 VRM when sampled high
LAN100_SLP	Integrated VccLAN1_05 VccCL1_05 VRM enable /Disable. Always sampled.	Enables integrated VccLAN1_05,VccCL1_05 VRM when sampled high
SATALED#	PCIe LAN REVERSAL.Rising Edge of PWROK.	This signal has weak internal pull-up. set bit27 of MPC.LR(Device28:Function0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH8M will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.(Offset:3410h:bit5)
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK.	Internal Pull-Up.If sampled low,the Flash Descriptor Security will be overridden.if high,the Security measures defined in the Flash Descriptor will be in effect. This should only be used in manufacturing environments

XOR Chain Entrance Strap		
ICH_RSVP3	A2 DOUT ICH	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation(default)
1	1	Set PCIe port cofig bit1

A16 swap override strap		
PCI_GNT#3	low = A16 swap override enable	high = default
BOOT BIOS Strap		
PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC(Default)

integrated VccSus1_05,VccSus1_5,VccCL1_5		
SM_INTVRMEN	High=Enable	Low=Disable
integrated VccLAN1_05VccCL1_05		
LAN100_SLP	High=Enable	Low=Disable


DEFAULE HIGH

No Reboot Strap	
SPKR	LOW = Defaule
	High=No Reboot

8.2K PULL HIGH

INTEL ICH8-M INTEGRATED PULL-UPS and PULL-DOWNS

SIGNAL	Resistor Type/Value
HDA_BIT_CLK	PULL-DOWN 20K
HDA_RST#	NONE
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GNT[3:0]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 20K
SPI_CS1#	PULL-UP 20K
SPI_CLK	PULL-UP 20K
SPI_MOSI	PULL-UP 20K
SPI_MISO	PULL-UP 20K
TACH[3:0]	PULL-UP 20K
SPKR	PULL-DOWN 20K
TP[3]	PULL-UP 20K
USB[9:0][P,N]	PULL-DOWN 15K
CL_RST#	TBD




INTEL CRESTLINE STRAP PIN

CFG Strap	LOW 0	HIGH 1
CFG 5	DMI X 2	DMI X 4 ★
CFG 8 Low Power PCI Express	Normal★	Low Power mode
CFG 9 PCI Express Graphics Lane Reversal	Lane Reversal	Normal Mode(Lanes number in order)★
CFG 16 FSB Dynamic ODT	Disabled	Enabled ★
CFG 19 DMI Lane Reserved	Normal Operation ★	Reserved Lane
CFG 20 Concurrent SDVO/PCIE	Only PCIE or SDVO is operation★	PCIE and SDVO are operation simultaneous
SDVO_CTRL_DATA SDVO Present	NO SDVO Card Present ★	SDVO Card Present
CFG 12 CFG 13 LL(0)	XOR/ALL-Z	
LL(01)	Reserved	
HL(01)	XOR Mode Enabled	
HL(10)	All Z Mode Enabled	
HH(11)	Normal Operation	



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Table of Content		
Size A3	Document Number DS2-Intel	Rev -3
Date: Wednesday, March 26, 2008	Sheet 3 of	50



H_THERMDA, H_THERMDC routing together,
Trace width / Spacing = 10 / 10 mil




layout note:Zo =55
ohm , 0.5" MAX for
GTLREF

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Merom(1/3)-AGTL+/XDP		
Size	Document Number	Rev
A3	DS2-Intel	-3
Date:	Wednesday, March 26, 2008	Sheet 5 of 50





PLACE C25 close to the TEST4 PIN,
make sure TEST3,TEST4,TEST5 trace
routing is reference to GND and
away other noisy signals

CPU_BSEL	CPU_BSEL2	CPU_BSEL1	CPU_BSEL0
166	0	1	1
200	0	1	0

Resistor Placed
within 0.5" of CPU
pin. Trace should
be at least 25 mils
away from any other
toggling signal .
COMP[0,2] trace
width is 18 mils.
COMP[1,3] trace
width is 4 mils .

Close to CPU
pin AD26
Z0=55 ohm
with in
500mils .


Place C635 near
R238 and R239




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.



Title		
Merom(2/3)-AGTL+/PWR		
Size	Document Number	Rev
A3	DS2-Intel	-3
Date:	Wednesday, March 26, 2008	Sheet 6 of 50




Place these capacitors on L1
(North side ,Secondary Layer)



Place these capacitors on L1
(North side ,Secondary Layer)



Mid Frequencd
Decoupling




Place these
inside socket
cavity on L1
(North side
Secondary)

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		Merom(3/3)-GND&Bypass	
Size	Document Number	Rev	
A3	DS2-Intel	-3	
Date:	Wednesday, March 26, 2008	Sheet	7 of 50





NB:71.GM965.A0U




NB:71.GM965.A0U

<Core Design>

For Crestline : 2.4 Kohm
For Calero : 1.5Kohm

-1.0908 Chang R68 from
64.24015.6DL to 64.33015.6DL




1D05V_S0

PEGCOMP trace
width and spacing
is 20/25 mils.

Strap Pin Table

CFG[2:0] FSB Freq select	010 = FSB 800MHz 011 = FSB 667MHz Others = Reserved
CFG5 (DMI select)	0 = DMI x 2 1 = DMI x 4 *
CFG6	Reserved
CFG7 (CPU Strap)	0 = Reserved 1 = Mobile CPU *
CFG8 (Low power PCIE)	0 = Normal mode 1 = Low Power mode *
CFG9 (PCIE Graphics Lane Reversal)	0 = Reverse Lane 1 = Normal Operation *
CFG[11:10]	Reserved
CFG[13:12] (XOR/ALLZ)	00 = Reserved 01 = XOR Mode Enabled 10 = All Z Mode Enabled 11 = Normal Operation (Default) *
CFG[15:14]	Reserved
CFG16 (FSB Dynamic ODT)	0 = Disable 1 = Enable *
CFG[18:17]	Reversed
SDVO_CTRLDATA	0 = No SDVO Device Present * 1 = SDVO Device Present
CFG19(DMI Lane Reversal)	0 = Normal Operation * (Lane number in Order) 1 = Reverse lane
CFG20(PCIE/SDVO concurrent)	0 = Only PCIE or SDVO is operational * 1 = PCIE/SDVO are operating simu.





POWER

POWER

NB: 71.GM965.A0U

www.vinafix.vn


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **CRESTLINE(5/6)-PWR/GND**

Size A3	Document Number	Rev
	DS2-Intel	-3

Date: Wednesday, March 26, 2008 Sheet 12 of 50



NB: 71.GM965.A0U



NB: 71.GM965.A0U

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRESTLINE(6/6)-PWR/GND

Size
A3

Document Number

DS2-Intel

Rev


-3

Date: Wednesday, March 26, 2008


Sheet 13 of 50

9 DDR_A_DQS#[0..7] <<>>
 9 DDR_A_DQ[0..63] <<>>
 9 DDR_A_DM[0..7] <<>>
 9 DDR_A_DQS[0..7] <<>>
 9 DDR_A_MA[0..14] <<>>
 9 DDR_A_BS[0..2] <<>>


Layout Note:
Place near DM1



Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9VS



change to 8P4R




Layout Note:
Place these resistors closely DM1, all trace length Max=1.5"

8 PM_EXTTS#0 >>>

8 DDR_CS0_DIMMA# >>>
 8 DDR_CS1_DIMMA# >>>
 8 DDR_CKE0_DIMMA# >>>
 8 DDR_CKE1_DIMMA# >>>
 9 DDR_A_RAS# >>>
 9 DDR_A_CAS# >>>
 9 DDR_A_WE# >>>

4,15,21 ICH_SMBCLK >>>
 4,15,21 ICH_SMBDATA >>>


DDR_VREF_S3 >>>
 8 M_ODT0 >>>
 8 M_ODT1 >>>



DM2	MH1	MH2
DDR A MA0 102	A0	DQS0 13
DDR A MA1 101	A1	DQS1 31
DDR A MA2 100	A2	DQS2 51
DDR A MA3 99	A3	DQS3 70
DDR A MA4 98	A4	DQS4 131
DDR A MA5 97	A5	DQS5 148
DDR A MA6 96	A6	DQS6 188
DDR A MA7 95	A7	DQS7 188
DDR A MA8 94	A8	DQS8 11
DDR A MA9 93	A9	DQS9 29
DDR A MA10 105	A10/AP	DQS10 49
DDR A MA11 92	A11	DQS11 68
DDR A MA12 89	A12	DQS12 129
DDR A MA13 116	A13	DQS13 146
DDR A MA14 86	A14	DQS14 167
DDR A MA15 85	A15	DQS15 186
DDR A BS2 85	A16_BA2	DQS16 186
DDR A BS0 107	BA0	DDR A DM0 10
DDR A BS1 106	BA1	DDR A DM1 26
DDR A D0 5	DQ0	DDR A DM2 62
DDR A D1 7	DQ1	DDR A DM3 67
DDR A D2 17	DQ2	DDR A DM4 130
DDR A D3 19	DQ3	DDR A DM5 147
DDR A D4 4	DQ4	DDR A DM6 170
DDR A D5 6	DQ5	DDR A DM7 185
DDR A D6 14	DQ6	M CLK DDR0 30
DDR A D7 16	DQ7	M CLK DDR#0 8
DDR A D8 23	DQ8	M CLK DDR1 164
DDR A D9 25	DQ9	M CLK DDR#1 8
DDR A D10 37	DQ10	M CLK DDR#1 8
DDR A D11 20	DQ11	R37 2 0R0402-PAD
DDR A D12 22	DQ12	R39 2 0R0402-PAD
DDR A D13 38	DQ13	SA10428
DDR A D14 38	DQ14	SA10428
DDR A D15 43	DQ15	SA10428
DDR A D16 45	DQ16	SA10428
DDR A D17 55	DQ17	SA10428
DDR A D18 57	DQ18	SA10428
DDR A D19 44	DQ19	SA10428
DDR A D20 46	DQ20	SA10428
DDR A D21 56	DQ21	SA10428
DDR A D22 58	DQ22	SA10428
DDR A D23 61	DQ23	SA10428
DDR A D24 63	DQ24	SA10428
DDR A D25 73	DQ25	SA10428
DDR A D26 75	DQ26	SA10428
DDR A D27 62	DQ27	SA10428
DDR A D28 64	DQ28	SA10428
DDR A D29 74	DQ29	SA10428
DDR A D30 76	DQ30	SA10428
DDR A D31 123	DQ31	SA10428
DDR A D32 125	DQ32	SA10428
DDR A D33 135	DQ33	SA10428
DDR A D34 137	DQ34	SA10428
DDR A D35 124	DQ35	SA10428
DDR A D36 126	DQ36	SA10428
DDR A D37 134	DQ37	SA10428
DDR A D38 136	DQ38	SA10428
DDR A D39 141	DQ39	SA10428
DDR A D40 143	DQ40	SA10428
DDR A D41 151	DQ41	SA10428
DDR A D42 153	DQ42	SA10428
DDR A D43 140	DQ43	SA10428
DDR A D44 142	DQ44	SA10428
DDR A D45 152	DQ45	SA10428
DDR A D46 154	DQ46	SA10428
DDR A D47 157	DQ47	SA10428
DDR A D48 159	DQ48	SA10428
DDR A D49 173	DQ49	SA10428
DDR A D50 175	DQ50	SA10428
DDR A D51 158	DQ51	SA10428
DDR A D52 160	DQ52	SA10428
DDR A D53 174	DQ53	SA10428
DDR A D54 176	DQ54	SA10428
DDR A D55 179	DQ55	SA10428
DDR A D56 181	DQ56	SA10428
DDR A D57 189	DQ57	SA10428
DDR A D58 191	DQ58	SA10428
DDR A D59 180	DQ59	SA10428
DDR A D60 182	DQ60	SA10428
DDR A D61 192	DQ61	SA10428
DDR A D62 194	DQ62	SA10428
DDR A D63 194	DQ63	SA10428

SB:0707 For EMI request

put near connector




Main Source: 62.10017.E31
 2nd Source: 62.10017.A41

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.



File	DDR2-SODIMM SLOT1		
Size	Custom	Document Number	Rev
		DS2-Intel	-3
Date	Wednesday, March 26, 2008	Sheet	14 of 50

www.vinafix.vn


Layout Note:
Place near DM2




Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9VS





Layout Note:
Place these resistors closely DM2, all trace length Max=1.5"



DDR_B_MA0	102	A0	108	DDR_B_RAS#	<<>>	DDR_B_RAS# 9	
DDR_B_MA1	101	A1	109	DDR_B_WE#	<<>>	DDR_B_WE# 9	
DDR_B_MA2	100	A2	113	DDR_B_CAS#	<<>>	DDR_B_CAS# 9	
DDR_B_MA3	99	A3	110	DDR_CS2_DIMMB#	<<>>	DDR_CS2_DIMMB# 8	
DDR_B_MA4	98	A4	115	DDR_CS3_DIMMB#	<<>>	DDR_CS3_DIMMB# 8	
DDR_B_MA5	97	A5	79	DDR_CKE2_DIMMB	<<>>	DDR_CKE2_DIMMB 8	
DDR_B_MA6	96	A6	80	DDR_CKE3_DIMMB	<<>>	DDR_CKE3_DIMMB 8	
DDR_B_MA7	95	A7	30	M_CLK_DDR2	<<>>	M_CLK_DDR2 8	
DDR_B_MA8	94	A8	32	M_CLK_DDR#2	<<>>	M_CLK_DDR#2 8	
DDR_B_MA9	93	A9	164	M_CLK_DDR3	<<>>	M_CLK_DDR3 8	
DDR_B_MA10	92	A10/AP	166	M_CLK_DDR#3	<<>>	M_CLK_DDR#3 8	
DDR_B_MA11	91	A11	10	DDR_B_DM0	<<>>	DDR_B_DM0 8	
DDR_B_MA12	90	A12	26	DDR_B_DM1	<<>>	DDR_B_DM1 8	
DDR_B_MA13	89	A13	52	DDR_B_DM2	<<>>	DDR_B_DM2 8	
DDR_B_MA14	88	A14	67	DDR_B_DM3	<<>>	DDR_B_DM3 8	
DDR_B_MA15	87	A15	130	DDR_B_DM4	<<>>	DDR_B_DM4 8	
DDR_B_MA16	86	A16/BA2	147	DDR_B_DM5	<<>>	DDR_B_DM5 8	
DDR_B_MA17	85		170	DDR_B_DM6	<<>>	DDR_B_DM6 8	
DDR_B_MA18	84		185	DDR_B_DM7	<<>>	DDR_B_DM7 8	
DDR_B_MA19	83						
DDR_B_MA20	82						
DDR_B_MA21	81						
DDR_B_MA22	80						
DDR_B_MA23	79						
DDR_B_MA24	78						
DDR_B_MA25	77						
DDR_B_MA26	76						
DDR_B_MA27	75						
DDR_B_MA28	74						
DDR_B_MA29	73						
DDR_B_MA30	72						
DDR_B_MA31	71						
DDR_B_MA32	70						
DDR_B_MA33	69						
DDR_B_MA34	68						
DDR_B_MA35	67						
DDR_B_MA36	66						
DDR_B_MA37	65						
DDR_B_MA38	64						
DDR_B_MA39	63						
DDR_B_MA40	62						
DDR_B_MA41	61						
DDR_B_MA42	60						
DDR_B_MA43	59						
DDR_B_MA44	58						
DDR_B_MA45	57						
DDR_B_MA46	56						
DDR_B_MA47	55						
DDR_B_MA48	54						
DDR_B_MA49	53						
DDR_B_MA50	52						
DDR_B_MA51	51						
DDR_B_MA52	50						
DDR_B_MA53	49						
DDR_B_MA54	48						
DDR_B_MA55	47						
DDR_B_MA56	46						
DDR_B_MA57	45						
DDR_B_MA58	44						
DDR_B_MA59	43						
DDR_B_MA60	42						
DDR_B_MA61	41						
DDR_B_MA62	40						
DDR_B_MA63	39						
DDR_B_MA64	38						
DDR_B_MA65	37						
DDR_B_MA66	36						
DDR_B_MA67	35						
DDR_B_MA68	34						
DDR_B_MA69	33						
DDR_B_MA70	32						
DDR_B_MA71	31						
DDR_B_MA72	30						
DDR_B_MA73	29						
DDR_B_MA74	28						
DDR_B_MA75	27						
DDR_B_MA76	26						
DDR_B_MA77	25						
DDR_B_MA78	24						
DDR_B_MA79	23						
DDR_B_MA80	22						
DDR_B_MA81	21						
DDR_B_MA82	20						
DDR_B_MA83	19						
DDR_B_MA84	18						
DDR_B_MA85	17						
DDR_B_MA86	16						
DDR_B_MA87	15						
DDR_B_MA88	14						
DDR_B_MA89	13						
DDR_B_MA90	12						
DDR_B_MA91	11						
DDR_B_MA92	10						
DDR_B_MA93	9						
DDR_B_MA94	8						
DDR_B_MA95	7						
DDR_B_MA96	6						
DDR_B_MA97	5						
DDR_B_MA98	4						
DDR_B_MA99	3						
DDR_B_MA100	2						




HDMI I/F & CONNECTOR






TV OUT CONN (Optional) Move to Right I/O Board

CRT I/F & CONNECTOR



Hsync & Vsync level shift





<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
CRT Connector		
Size A3	Document Number	Rev
	DS2-Intel	-3
Date: Wednesday, March 26, 2008	Sheet 17	of 50

SC:08/05 Change C57 from
78.10423.5FL to
78.10523.5BL

```
09/02 Add R460 to
prevent power short
GND via
D_CBL_DET#"
```



SC:08/09 Add
EC161(78.10491.4FL)
for EMI request
.Default is DUMMY


SC:08/13 Add
EC167,EC168(78.10034.1FL),
R460,R461(63.R0034.1DL) place
cross LVDS CLK A,Bpair.
Default is DY.This is for RF
request.

-1:08/29 Change
LVDS channel A and
channel B EMI
solution. this is
for antena team
request.

SC:08/13 Add
EC169,EC170,EC171,
R462,R463,R464 on
LVDS channel A each
data pairs. This is
for RF request
.Default is DY.

SC:08/09 Add
EC152(78.22124.2FL)
for EMI request
.Default is DUMMY

-1:09/11



SC:08/03 Add D32 ,R456 connect to U49 pin3 and delete R46 that are for LCD test function.

10 L00VDD_EN >>> 1

34 LCD_TST_EN >>> 2

3

ENVDD

BATS4CPT-GP

R456

100K R457

100K

SCD UI/23X-030

C61

U49

GS281RC1U-GP

IN#1

OUT

EN

GND

IN#5

IN#6

IN#7

GND


GND

303V_S0


-1:0914

SCD UI/02X-4GP



LCD POWER




SC:08/09 Add
EC154(78.10491.4FL)
for EMI request
.Default is DUMMY




SC:08/09 Add
EC151(78.22124.2FL)
for EMI request
.Default is DUMMY




SC:08/09 Add
EC152(78.22124.2FL)
for EMI request
.Default is DUMMY





SC:08/09 Add EC157(78.33034.1FL)
for EMI request .Default is DUMMY




SC:08/09 Add ~~EC~~156(78.33034.1FL)
for EMI request .Default is DUMMY




SC:08/13 Change L12
pin connection.pin
1 connect to
"USB_PN6", pin4
connect to
"USB_PP6" . This
change is for
layout request.




A16 swap override Strap	
PCI_GNT3#	Low= A16 swap override Enable High= Default *




Boot BIOS Strap		
PCI_GNT0#	SPI_CS#1	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC *









CD-ROM Connector






IEEE1394/SD





For SD Card Power







SB:06/20 Remove R427 and change U57 pin4 connect to "MC_PWR_CTRL_0"

RT9711DPBG	DY
G5240D2T1U	DY
AAT4610AIGV	15K



SB:06/20 Remove U35,R148 and change D19 from 83.R0304.A6H to 83.R2003.E81.




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
R5C832/IEEE1394/SD		
Size	Document Number	Rev
A3	DS2-Intel	-3
Date:	Wednesday, March 26, 2008	Sheet 26 of 50

	R394	R354	R357	R362	R372	R377	C528	C544
88E8039	DY	1.91K	49.9	49.9	49.9	49.9	0.01u	0.01u
88E8040	4.7K	2K	DY	DY	DY	DY	DY	DY



Note: Default is 88E8040




SB:06/13 Change C209,C210 from 27P to 12P



Pull up for AT24C08 another pull low




	R397	Q15	R417	Q17
88E8039	4K7	2SB772PT	4K7	2SB772PT
88E8040	DY	DY	DY	DY




RJ45 Connector


10/100M Lan Transformer



- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat, except RJ-45 moat.





Green : Link up
Blinking : TX/RX activity



NEWCARD Connector

Place them Near to Chip




+1.5V_CARD Max. 650mA, Average 500mA.
+3.3V_CARD Max. 1300mA, Average 1000mA
+3.3V_CARDAUX Max. 275mA


www.vinafix.vn

Mini Card Connector 1(802.11a/b/g)

SB:06/22 Change MINI1,2,3 slot from 62.10043.431 to 62.10043.551(only modify properties)



Main Source:62.10043.431
2nd Source: 20.F0992.052




<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
MINI CARD CONN 1		
Size A3	Document Number DS2-Intel	Rev -3
Date: Wednesday, March 26, 2008	Sheet 29 of 50	

SB:06/22 Change MINI1,2,3 slot from
62.10043.431 to 62.10043.551(only
modify properties)




```
SB:06/22 Change MINI1,2,3 slot from
62.10043.431 to 62.10043.551(only
modify properties)
```




緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
MINI CARD CONN 2 & 3			
Size A3	Document Number		Rev
	DS2-Intel		-3
Date: Wednesday, March 26, 2008	Sheet	30	of 50



Internal Microphone



-1:0920

INT_MIC

EC52 SC1K50V2KX-1GP

1 MICROPHONE-40-GP-U1

2

3

4

5

6

7

8

9

10

AUDIO-JK89-GP-U

600ohm 100MHz
200mA 0.5ohm DC

SB:07/02 Change R168 from 63.R0034.1DL to 63.00000.00L

600ohm 100MHz
200mA 0.5ohm DC

www.vinafix.vn

Core Design

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title


AUDIO CODEC STAC9228


Size A3 Document Number

DS2-Intel

Date: Wednesday, March 26, 2008 Sheet 32 of 50

Rev -3






<Core Design>


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
 Taipei Hsien 221, Taiwan, R.O.C.

Title			Thermal/Fan Controller G7921	
Size	Document Number	DS2-Intel		Rev
A3				-3
Date:	Wednesday, March 26, 2008	Sheet	36	of 50


SB:06/27 Change K/B connector from 20.F0694.025 to 20.K0291.027 .



Internal KeyBoard Connector




TouchPad Connector



SA: 04/15 change TPAD conn to 20.K0179.004

-1:12/14 Chage R191 from 0 ohm to 0.5A fuse to prevent VCC short to GND.


CAPACITY BUTTON



Main Source: 20.K0227.006
2nd Source: 20.K0228.006

SC:08/09 Add
EC158, EC159 (78.22124.2FL)
for EMI request .Default is
DUMMY

<Core Design>



$$V_{out} = 1V \cdot (R1 + R2) / R2$$

	GND	VREF2	FLOAT	VSPILT
SKIPSEL	AUTOSKIP	AUTOSKIP / FAULTS OFF	PWM	PWM
COMP	N/A	N/A	CURRENT MODE	D-Cap MODE
TONSEL	380k/CH1 580k/CH2	280k/CH1 430k/CH2	220k/CH1 330k/CH2	180k/CH1 2870k/CH2
VFB1	N/A	not use	ADJ.	Fixed Output
VFB2	N/A	not use	ADJ.	3.3V Fixed Output
EN1, EN2	Switcher OFF	not use	Switcher ON	Switcher ON
EN3, EN5	LDO OFF	not use	LDO ON	VREG3 on

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title	DC to DC 3.3V & 5V		
Size A3	Document Number	DS2-Intel	Rev -3
Date: Wednesday, March 26, 2008	Sheet 40	of 50	

SB:06/17 Remove R205,C348,TP86 power monitor circuit.

Place close to phase 1 choke
5 CPU_PROCHOT#
470K /0402 size
If NTC=330Kohm, R10=8.66K

6 CPU_VID[0..6]

SC:08/13 Change R28 from 63.00000.00L to ZZ.R0603.ZZZ

SC:08/13 Change R27 from 63.00000.00L to ZZ.R0603.ZZZ

When test without cpu,
R483 & R486 change to 0 ohms

Place close to phase 1 choke

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			DC-DC VCCCPUCORE 1/2
Size	Document Number	Rev	
A3		-3	
Date: Wednesday, March 26, 2008		Sheet	41 of 50
		DS2-Intel	

41 6262_UGATE1 <<
41 6262_PHASE1 <<
41 6262_LGATE1 <<

Id=13A
Qg=10~14nC
Rdson=9.4~12mohm

Id=14.5A
Qg=25~35nC
Rdson=5.9~7.25mohm

Id=13A
Qg=10~14nC
Rdson=9.4~12mohm

Id=14.5A
Qg=25~35nC
Rdson=5.9~7.25mohm

SC:08/09 Add EC146,EC147 (78.10492.4BL) for EMI request .
Please place EC146 near C352, EC147 near U1


Panasonic ETQP4LR36WFC
10*11.5*4mm
0.34uH / 24A
DCR=1.1mohm

PANASONIC
330uF / 2V / V size
ESR=6mohm / Iripple=3.7A

If VCC_SENSE and VSS_SENSE pins have pulled
resistors to VCC_CORE_S0
==> Remove R44/R45/R46/R47.

Iomax=47A


SB:06/26 Add
EC120~EC127 (78.10494.4BL), total 8
pcs CAP for EMI team request.





Iout = 10A
OCP>20A

$$V_{out} = 0.75V * (R1 + R2) / R2$$



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 1.5UH M MPL73-1R5 Delta 9Arms 18Apeak / 68.1R510.10I
O/P cap: 220U 4V 4TPE220MF 15mOhm 3.1Arms/ 77.22271.161
H/S & L/S: FDS8884 SO-8/ 30mOhm/ 4.5Vgs/ 84.08884.037
L/S: FDS8896 SO-8/ 7.3mOhm/ 4.5Vgs/ 84.08896.037
Ton = 200KOhm --> 330KHz



1D5V_SB





SSID = PWR.Plane.Regulator_0.9V





<Variant Name>

Run Power


















SC:08/11 Add EC162 on 3D3V_S5 for RF team Request.





SC:08/11 Add EC164 on 5V_S5 for RF team Request.



-1:0904 Add EC187(78.10422.2BL) for DCBATOUT decoupling, this is for EMI request.





SB:06/29 Add EC141, EC142, EC143(78.10491.4FL) for EMI request




SB:06/22 Change EC1, EC5 from DUMMY to ASM by EMI request.


SB:06/29 Add EC134, EC135, EC136, EC137(78.10491.4FL) for EMI request





SC:08/15 Add EC177(78.10491.4FL) on 3D3V_S0, this is for EMI request. Default is DY



Place this spring near U40(bottom side)




SC:08/11 Change K7 from 34.39S07.001 to 34.41P18.001. This change is for EMI request
-1:11/15 Remove K7 for no used.




<div> <div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.</div> </div>			
Title			
MISC			
Size A3	Document Number	Rev	
	DS2-Intel	-3	
Date: Wednesday, March 26, 2008	Sheet 47	of 50	


ICH8 SMBus Block Diagram



KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram

